

**PENDING CLAIMS**

Claim 1 (Currently Amended) An integrated circuit comprising:  
a thin film of metal oxide material; and

a hydrogen barrier layer located to inhibit the diffusion of hydrogen to said metal oxide material, said hydrogen barrier layer comprising a an amorphous hydrogen barrier layer material selected from the group consisting of: strontium tantalate, bismuth tantalate, and tantalum oxide.

Claim 2 (Original) An integrated circuit as in claim 1 wherein said metal oxide comprises a perovskite.

Claim 3 (Original) An integrated circuit as in claim 1 wherein said metal oxide comprises a material with a dielectric constant of 20 or more.

Claim 4 (Original) An integrated circuit as in claim 1 wherein said metal oxide comprises a ferroelectric material.

Claim 5 (Original) An integrated circuit as in claim 1 wherein said metal oxide comprises a layered superlattice material.

Claim 6 (Original) An integrated circuit as in claim 5 wherein said layered superlattice material comprises one or more of the following chemical elements: strontium, calcium, barium, bismuth, lead, yttrium, scandium, lanthanum, antimony, chromium, thallium, titanium, tantalum, hafnium, tungsten, niobium, zirconium, oxygen, fluorine and chlorine.

Claim 7 (Original) An integrated circuit as in claim 6 wherein said layered superlattice material comprises a material selected from the group comprising strontium bismuth tantalate, strontium bismuth niobate and solid solutions thereof.

Claim 8 (Original) An integrated circuit as in claim 7 wherein said layered superlattice material comprises strontium, bismuth, tantalum and niobium in relative molar proportions corresponding to the stoichiometric formula  $\text{SrBi}_y(\text{Ta}_{1-x}\text{Nb}_x)_2\text{O}_9$ , wherein  $0 \leq x \leq 1$  and  $2.0 \leq y \leq 2.2$ .

Claim 9 (Canceled)

Claim 10 (Currently Amended) An integrated circuit as in claim 1 wherein

**Serial No. 09/998,469**

**Remarks Responsive To**

**Advisory Action Mail dated 10/22/03**

**Page 6**

188372v1

said hydrogen barrier layer ~~material~~ comprises amorphous strontium tantalate.

Claim 11 (Original) An integrated circuit as in claim 1 wherein said integrated circuit comprises a capacitor having a first electrode and a second electrode, and said metal oxide material is located between said first and second electrodes.

Claim 12 (Original) An integrated circuit as in claim 11 wherein said capacitor is a ferroelectric capacitor and said metal oxide comprises a ferroelectric material.

Claim 13 (Original) An integrated circuit as in claim 12 wherein said ferroelectric material comprises a layered superlattice material.

Claim 14 (Original) An integrated circuit as in claim 1 wherein said integrated circuit comprises a field effect transistor (FET) comprising a substrate and a gate electrode, and said metal oxide material is located between said substrate and said gate electrode.

Claim 15 (Original) An integrated circuit as in claim 14 wherein said FET is a ferroelectric FET and said metal oxide material comprises a ferroelectric material.

Claim 16 (Original) An integrated circuit as in claim 15 wherein said ferroelectric material comprises a layered superlattice material.

Claim 17 (Currently Amended) An integrated circuit as in claim 1 wherein said amorphous hydrogen barrier layer material is between 30 nanometers and 100 nanometers (nm) thick.

Claim 18 (Currently Amended) An integrated circuit as in claim 17 wherein said amorphous hydrogen barrier layer material is between 70 nm and 90 nm thick.

Claim 19 (Canceled)

Claim 20 (Original) An integrated circuit as in claim 1 wherein said integrated circuit includes a semiconducting substrate, and said metal oxide material is located between said hydrogen barrier layer and said substrate.

Claim 21 (Original) An integrated circuit as in claim 20 wherein said integrated circuit includes a wiring layer and a second hydrogen barrier layer located above said wiring layer.

Claim 22 (Original) An integrated circuit as in claim 1 wherein said integrated

**Serial No. 09/998,469**

**R marks R sponsive To**

**Advisory Action Mail d 10/22/03**

**Pag 7**

188372v1

circuit further includes a substrate and a wiring layer, said metal oxide material is located between said wiring layer and said substrate, and said hydrogen barrier layer is located above said wiring layer.

Claim 23 (Currently Amended) An integrated circuit as in claim 1 ~~wherein said hydrogen barrier layer material comprises a primary hydrogen barrier layer material and said hydrogen barrier layer further includes~~ comprising a supplemental hydrogen barrier layer, said supplemental hydrogen barrier layer containing supplemental hydrogen barrier layer material different from said ~~primary~~ amorphous hydrogen barrier layer material.

Claim 24 (Currently Amended) An integrated circuit as in claim 23 wherein said supplemental hydrogen barrier layer material comprises silicon nitride or ~~alumina~~ aluminum oxide.

Claim 25 (Original) An integrated circuit as in claim 23 wherein said supplemental hydrogen barrier layer is conducting.

Claim 26 (Original) An integrated circuit as in claim 23 wherein said supplemental hydrogen barrier layer is insulating.

Claim 27 (Currently Amended) An integrated circuit as in claim 23 wherein said supplemental hydrogen barrier layer is adjacent to and in direct contact with said ~~primary~~ hydrogen barrier layer containing said amorphous hydrogen barrier layer material.

Claim 28 (Currently Amended) An integrated circuit comprising:  
a thin film of metal oxide material; and  
a hydrogen barrier layer located to inhibit the diffusion of hydrogen to said metal oxide material, said hydrogen barrier layer comprising an amorphous hydrogen barrier layer material selected from the group consisting of: strontium tantalate, bismuth tantalate, and tantalum oxide, titanium oxide, zirconium oxide and aluminum oxide, wherein at least a portion of said amorphous hydrogen barrier layer material directly contacts said thin film of metal oxide material.

Claim 29 (Original) An integrated circuit as in claim 28 wherein said integrated circuit comprises a capacitor having a first electrode and a second electrode,

Serial No. 09/998,469

Remarks Responsive To

Advisory Action Mailed 10/22/03

Pag 8

188372v1

and said metal oxide material is located between said first and second electrodes.

Claim 30 (Original) An integrated circuit as in claim 29 wherein said capacitor is a ferroelectric capacitor and said metal oxide comprises a ferroelectric material.

Claim 31 (Original) An integrated circuit as in claim 30 wherein said ferroelectric material comprises a layered superlattice material.

Claim 32 (Original) An integrated circuit as in claim 28 wherein said integrated circuit comprises a field effect transistor (FET) comprising a substrate and a gate electrode, and said metal oxide material is located between said substrate and said gate electrode.

Claim 33 (Original) An integrated circuit as in claim 32 wherein said FET is a ferroelectric FET and said metal oxide material comprises a ferroelectric material.

Claim 34 (Original) An integrated circuit as in claim 33 wherein said ferroelectric material comprises a layered superlattice material.

Claim 35 (Currently Amended) An integrated circuit as in claim 28 wherein said amorphous hydrogen barrier layer material is between 30 nanometers and 100 nanometers (nm) thick.

Claim 36 (Original) An integrated circuit as in claim 28 wherein said amorphous material has a crystallization temperature of greater than 650°C.

Claim 37 (Currently Amended) An integrated circuit as in claim 28 wherein ~~said amorphous material comprises a primary hydrogen barrier layer and wherein said integrated circuit further comprises a supplemental hydrogen barrier layer that is~~ includes crystalline material.

Claims 38 – 46 (Canceled)

Claim 47 (Previously Withdrawn) A method of making an integrated circuit comprising:

providing a substrate;

depositing a metal oxide thin film on said substrate;

forming a hydrogen barrier layer over said metal oxide thin film, said hydrogen

**Serial No. 09/998,469**

**Remarks Responsive To**

**Advisory Action Mailed 10/22/03**

**Page 9**

188372v1

barrier layer comprising a material selected from the group consisting of: strontium tantalate, bismuth tantalate, tantalum oxide, titanium oxide, zirconium oxide and aluminum oxide; and

performing an integrated circuit fabrication process utilizing or producing hydrogen; wherein said step of forming includes locating said hydrogen barrier layer in a location where it inhibits diffusion of said hydrogen into said metal oxide thin film.

Claim 48 (Previously Withdrawn) A method as in claim 47 wherein said step of forming a hydrogen barrier layer comprises metalorganic chemical vapor deposition (MOCVD) of a liquid precursor.

Claim 49 (Previously Withdrawn) A method as in claim 48 wherein said MOCVD is conducted at a temperature of between 300°C and 650°C.

Claim 50 (Previously Withdrawn) A method as in claim 49 wherein said temperature is between 400°C and 500°C.

Claim 51 (Previously Withdrawn) A method as in claim 49 wherein said temperature is 450°C or less.

Claim 52 (Previously Withdrawn) A method as in claim 48 wherein said MOCVD is conducted at a pressure of from 1 mbar to 10 mbars.

Claim 53 (Previously Withdrawn) A method as in claim 52 wherein said pressure is 3 mbars.

Claim 54 (Previously Withdrawn) A method as in claim 48 wherein said MOCVD includes mixing said liquid precursor with an inert carrier gas selected from the group consisting of nitrogen and argon.

Claim 55 (Previously Withdrawn) A method as in claim 54 wherein said inert carrier gas is argon.

Claim 56 (Previously Withdrawn) A method as in claim 54 wherein the flow of said inert carrier gas is between 100 cubic centimeters per minute and 400 cubic centimeters per minute.

Claim 57 (Previously Withdrawn) A method as in claim 48 wherein said liquid precursor includes an organic solvent comprising at least one compound selected from the

**S**erial N . 09/998,469  
**R**emarks **R**esponsive To  
**A**dvisory Action Mailed 10/22/03  
**P**age 10  
188372v1

group consisting of tetrahydrofuran, methyl ethyl ketone, isopropanol, methanol, xylene, n-butyl acetate, octane, 2-methoxyethanol, toluene, diethylethane, 1,4-dioxane and hexane.

Claim 58 (Previously Withdrawn) A method as in claim 57 wherein said organic solvent is toluene.

Claim 59 (Previously Withdrawn) A method as in claim 58 wherein said liquid precursor comprises a double alkoxide.

Claim 60 (Previously Withdrawn) A method as in claim 59 wherein said double alkoxide comprises a double ethoxide.

Claim 61 (Previously Withdrawn) A method as in claim 60 wherein said ethoxide comprises strontium tantalum penta ethoxide - 2-methoxy ethoxide.

Claim 62 (Previously Withdrawn) A method of making an integrated circuit comprising:

providing a substrate;

depositing a metal oxide thin film on said substrate;

forming a hydrogen barrier layer over said metal oxide thin film using metalorganic chemical vapor deposition (MOCVD) of a liquid precursor; and

performing an integrated circuit fabrication process utilizing or producing hydrogen;

wherein said step of forming includes locating said hydrogen barrier layer in a location where it inhibits diffusion of said hydrogen into said metal oxide thin film.

Claim 63 (Previously Withdrawn) A method as in claim 62 wherein said MOCVD is conducted at a temperature of between 300°C and 650°C.

Claim 64 (Previously Withdrawn) A method as in claim 63 wherein said temperature is between 400°C and 500°C.

Claim 65 (Previously Withdrawn) A method as in claim 63 wherein said temperature is 450°C or less.

Claim 66 (Previously Withdrawn) A method of making an integrated circuit comprising:

providing a substrate;

depositing a metal oxide thin film on said substrate;

**Serial No. 09/998,469**

**Remarks Responsive To**

**Advisory Action Mail d 10/22/03**

**Page 11**

18R372v1

forming a hydrogen barrier layer over said metal oxide thin film; and  
performing an integrated circuit fabrication process utilizing or producing hydrogen;  
wherein said step of forming is entirely performed at a temperature of 600°C or less.

Claim 67 (Previously Withdrawn) A method as in claim 66 wherein said step of forming is entirely performed at a temperature of 450°C or less.

Claim 68 (Canceled)

Claim 69 (New) An integrated circuit comprising:

a thin film of metal oxide material; and

a hydrogen barrier layer located to inhibit the diffusion of hydrogen to said metal oxide material, said hydrogen barrier layer comprising an amorphous hydrogen barrier layer material selected from the group consisting of: strontium tantalate, bismuth tantalate, tantalum oxide, titanium oxide, zirconium oxide and aluminum oxide;

wherein no silicon-containing material is located between said amorphous hydrogen barrier layer material and said thin film of metal oxide material.

Claim 70 (New) An integrated circuit as in claim 69 wherein said integrated circuit comprises a capacitor having a first electrode and a second electrode, and said metal oxide material is located between said first and second electrodes.

Claim 71 (New) An integrated circuit as in claim 70 wherein said capacitor is a ferroelectric capacitor and said metal oxide comprises a ferroelectric material.

Claim 72 (New) An integrated circuit as in claim 71 wherein said ferroelectric material comprises a layered superlattice material.

Claim 73 (New) An integrated circuit as in claim 69 wherein said integrated circuit comprises a field effect transistor (FET) comprising a substrate and a gate electrode, and said metal oxide material is located between said substrate and said gate electrode.

Claim 74 (New) An integrated circuit as in claim 73 wherein said FET is a ferroelectric FET and said metal oxide material comprises a ferroelectric material.

Claim 75 (New) An integrated circuit as in claim 74 wherein said ferroelectric material comprises a layered superlattice material.

Claim 76 (New) An integrated circuit as in claim 69 wherein said amorphous

**Serial No. 09/998,469**

**Remarks Responsive To**

**Advisory Action Mail d 10/22/03**

**Pag 12**

188372v1

hydrogen barrier layer material is between 30 nanometers and 100 nanometers (nm) thick.

Claim 77 (New) An integrated circuit as in claim 69 wherein said amorphous material has a crystallization temperature of greater than 650°C.

Claim 78 (New) An integrated circuit as in claim 69 wherein said amorphous hydrogen barrier layer material is included in a primary hydrogen barrier layer; and wherein said integrated circuit further comprises a supplemental hydrogen barrier layer that includes crystalline material.

Claim 79 (New) An integrated circuit as in claim 78 wherein said supplemental hydrogen barrier layer is located in contact with said primary hydrogen barrier layer.

Claim 80 (New) An integrated circuit as in claim 78 wherein said supplemental hydrogen barrier layer is insulating.

Claim 81 (New) An integrated circuit as in claim 78 wherein said amorphous hydrogen barrier layer material is more compatible than said supplemental hydrogen barrier layer with said metal oxide material, and said amorphous hydrogen barrier layer material is located closer than said supplemental hydrogen barrier layer to said metal oxide material.

Claim 82 (New) An integrated circuit as in claim 78 wherein said amorphous material comprises one of the metal elements that is in said metal oxide material.

Claim 83 (New) An integrated circuit as in claim 82 wherein said metal oxide material is a layered superlattice material.

Claim 84 (New) An integrated circuit as in claim 78 wherein said supplemental hydrogen barrier layer comprises a material selected from the group consisting of silicon nitride and aluminum oxide.

Claim 85 (New) An integrated circuit comprising:  
a thin film of metal oxide material; and  
a hydrogen barrier layer located to inhibit the diffusion of hydrogen to said metal oxide material, said hydrogen barrier layer comprising strontium tantalate formed from a liquid metal organic precursor in a process using MOCVD conducted at a temperature in a range of from 300°C to 650°C.

**Serial No. 09/998,469**  
**Remarks Responsive To**  
**Advisory Action Mailed 10/22/03**  
**Page 13**  
188372v1



Claim 86 (New) An integrated circuit as in claim 85 wherein said strontium tantalate is formed in a process using MOCVD conducted at a temperature in a range of from 400°C to 500°C.

Serial N . 09/998,469  
R marks Responsive To  
Advisory Action Mail d 10/22/03  
Pag 14  
188372v1